fix: Update default DV_TARGET to cv32a60x in CSR access test script#3229
fix: Update default DV_TARGET to cv32a60x in CSR access test script#3229DymShanks wants to merge 10 commits into
Conversation
Resolves openhwgroup#3223 by aligning the default target with the existing testlist yaml files.
|
Note: ongoing discussion about this change in the related issue: #3223 (comment)
(Bold annotation added by me to highlight the fact that the issue comment is actually related to this PR) |
|
@chasl59 and @calnria, great catch! I just ran a git log and found commit 4391fc4. You are completely right—@JeanRochCoulon explicitly changed the default target from cv32a60x to cv32a6_imac_sv32 back in June 2024 to support generating the FPGA bitstream (PR #2229). Since reverting this script might break the FPGA flow, it seems the actual bug is simply that the corresponding yaml file (testlist_riscv-csr-access-test-cv32a6_imac_sv32.yaml) was either never committed or was accidentally deleted from the verif/tests/ directory. @JeanRochCoulon or @MikeOpenHWGroup, would you prefer I generate and add the missing YAML file to this PR so the FPGA target works again, or should we transition the default target back to cv32a60x? I'm standing by to pivot and update this PR with whichever architectural approach you prefer! |
|
I confirm Looking for |
|
Hello @DymShanks |
…s/cva6 into fix-csr-yaml-issue-3223
|
Understood, @JeanRochCoulon! That makes perfect sense regarding the flow modification. I have just pushed a new commit that reverts the bash script back to defaulting to cv32a6_imac_sv32, and I have added the missing testlist_riscv-csr-access-test-cv32a6_imac_sv32.yaml file to the repository. Ready for your review |
|
Hi @DymShanks, I am not sure exactly why it is complaining, but it might be good to understand. |
|
Hi @chasl59, thanks for pointing that out! That commit (e1bd44c) is simply the local merge commit I generated to sync my local feature branch with the remote branch after pushing the reverted bash script and the new YAML file. > |
|
Hi @DymShanks That commit has been part of cva6 for 3 years. Perhaps that lingering notice was caused by something else. |
|
Hi @DymShanks and @chasl59 This notification is the normal GitHub behavior since e1bd44c is part of this PR branch, which is in the For the commit pointed by Charles, I guess this is the same issue: this commit is not in the |
…-csr-yaml-issue-3223
…s/cva6 into fix-csr-yaml-issue-3223
|
After more reflections, considering the fact that the three testlists are the same (except maybe the gcc_opts, but it could be aligned, I hope). I think it makes sense moving testlist_riscv-csr-access-test-cv32a6_imac_sv32.yaml into testlist_riscv-csr-access-test.yaml and modifying the script to always refer this file. Sorry for this late input. |
|
Thanks for the feedback, Consolidating the testlists is a great call for long-term maintainability. I will update the PR to merge the tests into the generic testlist_riscv-csr-access-test.yaml and align the gcc_opts. Alongside that, I will remove the specific cv32a6_imac_sv32.yaml file and modify the test script so it universally points to the unified yaml. I’ll push these changes shortly. |
|
👋 Hi there! This pull request seems inactive. Need more help or have updates? Feel free to let us know. If there are no updates within the next few days, we'll go ahead and close this PR. 😊 |

Resolves #3223 by aligning the default target with the existing testlist yaml files.