Skip to content

[doc] Update signoff checklist + add template#572

Open
martin-velay wants to merge 1 commit into
lowRISC:mainfrom
martin-velay:signoff_spec
Open

[doc] Update signoff checklist + add template#572
martin-velay wants to merge 1 commit into
lowRISC:mainfrom
martin-velay:signoff_spec

Conversation

@martin-velay
Copy link
Copy Markdown
Contributor

@martin-velay martin-velay commented May 20, 2026

While doing the 1st V1 signoff (see this PR #573), I found more convenient to add some items to the list and create a template for future signoffs.

Signed-off-by: martin-velay <mvelay@lowrisc.org>
Copy link
Copy Markdown
Collaborator

@marnovandermaas marnovandermaas left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Definitely useful. I had a slightly different approach see: #574

Copy link
Copy Markdown
Collaborator

@marnovandermaas marnovandermaas left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Initial review.

Comment thread doc/proj/stages.md
| TESTPLAN_REVIEWED | *Both* | Review the software tests proposed by the testplan. |
| TB_DUT_CONNECTED | *Both* | DUT instantiated in the testbench top with all major interfaces hooked up. |
| SIM_ASSERTIONS_ADDED | *Simulation* | Interface assertion monitors hooked up; X/unknown checks on DUT outputs added. |
| SIM_COVERAGE_MODEL_ADDED | *Simulation* | Initial functional coverage model added to the testbench environment. |
Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is a V2 item.

Comment thread doc/proj/stages.md
| DESIGN_SPEC_REVIEWED | *Both* | Review the design specification. |
| TESTPLAN_REVIEWED | *Both* | Review the software tests proposed by the testplan. |
| TB_DUT_CONNECTED | *Both* | DUT instantiated in the testbench top with all major interfaces hooked up. |
| SIM_ASSERTIONS_ADDED | *Simulation* | Interface assertion monitors hooked up; X/unknown checks on DUT outputs added. |
Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The output known is part of the D1 sign-off.

Comment on lines +71 to +83
[DV_DOC_DRAFT_COMPLETED]: stages.md#v1-verification-sign-off-checklist
[TESTPLAN_COMPLETED]: stages.md#v1-verification-sign-off-checklist
[DESIGN_SPEC_REVIEWED]: stages.md#v1-verification-sign-off-checklist
[TESTPLAN_REVIEWED]: stages.md#v1-verification-sign-off-checklist
[PRE_VERIFIED_SUB_MODULES_V1]: stages.md#v1-verification-sign-off-checklist
[TB_DUT_CONNECTED]: stages.md#v1-verification-sign-off-checklist
[SIM_COVERAGE_MODEL_ADDED]: stages.md#v1-verification-sign-off-checklist
[SIM_ASSERTIONS_ADDED]: stages.md#v1-verification-sign-off-checklist
[SIM_SMOKE_TEST_PASSING]: stages.md#v1-verification-sign-off-checklist
[SIM_SMOKE_REGRESSION_SETUP]: stages.md#v1-verification-sign-off-checklist
[SIM_NIGHTLY_REGRESSION_SETUP]: stages.md#v1-verification-sign-off-checklist
[FPV_MAIN_ASSERTIONS_PROVEN]: stages.md#v1-verification-sign-off-checklist
[FPV_REGRESSION_SETUP]: stages.md#v1-verification-sign-off-checklist
Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

All the same link, I did this differently in the UART D1 sign-off PR.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants